

1/10

FIG. 1




FIG. 2A

2/10




FIG. 2B




FIG. 2C




FIG. 3A





FIG. 3B



3/10

FIG. 3C





FIG. 3D



4/10

FIG. 4A




FIG. 4B




FIG. 4C





FIG. 4D



5/10

↙ 100

FIG. 5




FIG. 8





FIG. 9




6/10

FIG. 6A

	STATE	1	2	3
IA1-A				
IA1-B				
IA1-C				
IA1-D				
IA2-A				
IA2-B				
IA2-C				
IA2-D				
IA3				
SD				
SR1				
SR2				
SR3				
CBR1				
CBR2				
CBR3				
SG				
RG				
FRAME A CAPTURE				
FRAME B CAPTURE				
FRAME C CAPTURE				

7/10

FIG 6B



STATE

4

5

6


FRAME D  
CAPTURE

SHUTTER  
CLOSE

PRE-TRANSFER

8/10

FIG. 6C



STATE

7

8

9


SERIAL REGISTER  
ROW TRANSFER

COLUMN  
BIN  
TRANSFER

PIXEL  
TRANSFERRED  
OUT

9/10

FIG. 6D



STATE

10

1

12

SERIAL REGISTER  
Row REVERSE

COLUMN  
BN  
REVERSE

IMAGE ARRAY  
REVERSE

10/10

150

